### This Page Is Inserted by IFW Operations and is not a part of the Official Record

#### **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


#### IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.







ria. 3













T-ig. 8



F.3.9










Fig. 13A




Fig. 12




Fig. 13B

Exception	Vector offs	et Corresponding mode
Reset	0x00	Supervisor mode
Land	0x04	Monitor mode / Unlas le
SWI	0x08	Supervisor mode Montar mal
Prefetch abort	0x0C	Abort mode Manitor made
Data abort	0x10	Abort mode / Mon: for mack
IRQ / SIRQ	0x18	IRQ mode / Man: for myde
FIQ	0x1C	FIQ mode / Mon for muste
SMI	OX 20	Undervole Monita made

F12.14

150
VSI
VS2
vs3
. VS4
VSS
VS6
VS7

Reiset	VNS0
that	VNSI
SWI	VNS2
Protetch about	VN53
Outa about	VNS4
IRQ/SIRQ	VNSS
FIQ	- VNS6
SMI	VNS7

Fig. 15


CP15 Monitor Trap Mask Register

0	l	1	1	. 1	0	l
SMI	SWI	Protetch Abort	Data Abort	IRQ	SIRQ	FIQ


1= Mon(S)


OR via hardware/external

Fig. 16.



[-ig. 17





mode mode mode

tanh

SmI

dustle witness




FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13_340	R43_ab/	R13_und	R13_irq	R13_fiq
R14	R14	17.14 svc \	R'M_sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR\_mon

FIGURE 22




FIGURE 23

Fraditional Secure

ARM + processing

non/secure

ARM

secure

5 = 1

1-12. 24

Monitor

S=1

Non-secure as

Secure os

Secure

Secure

<= 0

tasks

F-19. 25






fig. 26



22/64 4002 Connonce return interrupt bandler Is return thread from, software taked interrupt equal to curently executing secure thread? Saire context of old secure secure 1hread thread






Fig. 30

4012 Call received 4014 call to active N 4018 4016 Is new thread ava: lable? 4020 Leject call secure

F-ig. 31

26/64 Secure Monitor Non-Secure Int 2 hardler NSB

Lig. 32

Monitor Non-secure hardler Resume this Int 1 hoodler Close Stub Int 1 houdler

Fig 33

Interrupt
Type/Priority


1


2

NS

NS/S

hardlers hower the highes NS hardle





F16.36




FIG. 37






FIG. 38





F16.40




FIG. 41




FIG. 42




FIG. 43




FIG. 44






FIG. 45



F16.46








Fig.48








PHYSICAL ADDRESS SPACE

F16. 49







FIG 508



F16 51






FIG 52








FIG 55




FIG 56





FIG 57



Done by cache

FIG 58

Method of entry	How to program?	How to enter?	Entry mode
	Debug TAP or software (CP14)	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or	BKPT instruction must reach execution stage.	Halt/monitor
	Use BKPT instruction directly in the code.		
Vector trap breakpoint	Debug TAP	Program vector trap register and address matches.	Halt/monitor
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (2).	Halt/monitor ( <sup>1</sup> )
Internal debug request	Debug TAP	Halt instruction has been scanned in.	Halt
External debug request	A ANOT applicable	EDBGRQ input pin is asserted.	Halt

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

Figure 60


<sup>(2):</sup> The cores have support for thread-aware breakpoints and watchpoints in order to all a collections of the cores have support for thread-aware breakpoints and watchpoints in order to all a collections of the cores have support for thread-aware breakpoints and watchpoints in order to all a collections of the cores have support for thread-aware breakpoints and watchpoints.

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1)  R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC	no
			instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world		In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.	no
			(R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	. 1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.	no
			(R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	٠.
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC	no
	particular thread		instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	

### **Function Table**

D	CK	Q[n+1]
0		0
1		1
x		Q[n]

#### Logic Symbol



# FIGURE 62

**Function Table** 

D <sub>.</sub>	SI	SE	CK	Q[n+1]
0	X	0		0
1	X	0	\	1
X	X	X		Q[n]
X	0	1		0
Х	1	1		1

#### Logic Symbol




figure 63




FIGURE 64





Figure 65.






FIGURE 66 A




FIGURE 66 B




Figure 67

600

Figure 68

CP14 bits in Debug and Status Control register			
Secure debug enable	Secure user-mode	Secure thread-aware	meaning
bit	debug enable bit	debug enable bit	
0	X	X	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
1	0	x	Debug in entire secure world is possible
1	1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to.
1	1		Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

# Figure 69A

CP14 bits	in Debug and Status Co	ontrol register	meaning	
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit		
0	Х	X	No observable debug in entire secure world is possible. Trace module (ETM) must not trace internal core activity.	
1 Las. 1 Task 1	- 0	X	Trace in entire secure world is possible	
1	<b>i</b>	0	Trace is possible when the core is in secure user-mode only.	
1		1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.	

Figure 69B

Program	De bui
A	トラウン
B	
A	ララー
В	

Figure 70

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	secure prefetch abort handler
Vector trap breakpoint	and non-secure prefetch abort interruptions. For other non-secure exceptions, prefetch abort.	abort.
Watchpoint hits	Non-secure data abort handler	secure data abort handler
Internal debug request	Debug state in halt mode	debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (1) see in Comation on vector trap register, .
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

### Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (1)
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	
Watchpoint hits	Non-secure data abort handler	watchpoint ignored as all y
Internal debug request	Debug state in halt mode	request ignored
External debug request	Debug state in halt mode	request ignored see
Debug re-entry from system speed access	not applicable.	not applicable

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718